A ZFx86–Based System Schematic Checklist

ZF developed this schematic checklist to assist FAEs and OEMs that design and debug products using the ZFx86 System-on-a-Chip.

Recommendations

When designing a new project using the ZFx86, we recommend that you have COM1 functional (using an RS232 driver). Doing so allows the use of the BUR console for debug purposes. With a standard COM1 port implementation, use a *Null Modem* cable to connect to a PC running a terminal emulation program such as HyperTerminal.

Set the BUR console terminal settings as follows:

- Speed 9600 baud

- 8 bit, no parity

- Handshake set to none

If you meet minimum requirements (for example, correct bootstraps, clocks connected and power applied) and bootstrap 23 (SA23 BGA R03) is pulled up, then after power up the BUR prompt displays on the terminal screen. No other interface chips are required. Use the Z-tag interface for on board FLASH and Serial EEPROM device upgrades, or manufacturing test purposes.

Bootstraps

Use the x86 ISA address pins as bootstraps (Switches S2 and S3 on the IDS board). Although these bootstraps have reasonable default values, most likely some changes must be made. Table 1 lists the bootstraps together with short recommendations:

Table 1. Bootstrap Settings

SA Bit	Pin #	Name	Default	Description	Recommendation
23	R03	BUR enable	0	BUR Disabled	Pull-up to start from BUR
22	T02	ZFL enable	1	ZF Logic Enabled	Use default
21	T03	USB test mode enable	0	No USB Test	Use default
20	T04	Back PCI clock source	1	Use internal source	When using an external PCI clock source be sure to connect the 33MHz clock to the PCI CLK line (U25)
19	U01	Back PCI clk div	0	Divide SYSCLK_C by one	Pull-up (divide by two) if using higher than 33 MHz SYSCLK together with internal clock source (20)

Table 1. Bootstrap Settings(Continued)

SA Bit	Pin #	Name	Default	Description	Recommendation
18	U03	Front PCI CLK DIV	0	Divide SYSCLK_C by one	Pull-up (divide by two) if you use higher than 33 MHz SYSCLK. Several reasons require this. One of which is that using this clock with higher than 33MHz clock data, corruption might occur.
17:16	16=V01 17=U02	486 CLK MODE	1 1	3x SYSCLK_C	00 – 1x 01 – 2x 11 – 3x 10 – 4x
15:13	13=V03 14=V04 15=V02	486 CLK DELAY	0 1 0	Factory default	Use default
12	W01	Boot ROM width 8/16	1	Using an 8 bit external ISA ROM	Pull-down if using 16 bit boot memory device.
11	W02	Internal or external BUR	1	Use internal BUR when Z-tag enabled	Use default
10	W03	SIO test mode	0	Test mode disabled	Use default
09	Y01	Third PCI request/ grant enable	0	Third PCI request/ grant disabled	Pull-up if you plan to use three PCI devices.
08	Y03	486 raw clock disabled	1	486 raw clock disabled	Use default
07	Y02	486 DLL enabled	1	486 DLL clock enabled	Use default
06	AA01	Derive 32KHz from 48MHz	0	Using external 32KHz crystal	Pull-up if using internal source for 32KHz signal KHZ32C_C (AF01). Derived from division of the 48MHz clock (USB_48MHZ_C [AE15]). The Real Time Clock resets its value when power off occurs
05	Y04	Derive 14MHz from 48MHz	0	Using external 14MHz crystal	Pull-up if using internal source for 14.318MHz (AF16). Derived from division of the 48MHz clock (USB_48MHZ_C [AE15]).

Note: For normal conditions, you only need pull-up/down resistors to override default bootstrap setting. The recommended pull-up value is a 4.7KΩ resistor and pull-down value is a 2KΩ resistor. When you expect an extensive or unknown load on the ISA address lines, use a buffered bootstrap scheme, for example, a 74LCX541 buffer enabled with PRST_N signal.

Clocks

- The ZFx86 needs both SYSCLK_C (pin A20) and USB_48MHZ_C (pin AE15) to operate. In minimum configurations, you may connect the 48MHz clock to both of these pins.

- Check that SYSCLK_C and CLK MODE bootstraps [16:17] are correct. SYSCLK_C multiplied by CLK MODE should not exceed maximum allowed (64 MHz when multiplier is 1 and 128MHz in other cases).

- The IGS clock chips are highly sensitive to power supply line noise. You must use capacitors very close to the power pins to filter the power supply.

- Use the external clock for PCI's (including ZFx86), when clock lines length generates more than 2ns skew from the ZFx86 to any other PCI device.

- PCI clock should not exceed SYSCLK or SYSCLK/2 when using a SYSCLK higher than 33MHz.

- If an external crystal is not used to derive the 32KHz clock, use a 4.7KΩ pull up resistor to force the 32KHz clock to be derived from the 48 MHz USB clock. Note that the 32KHz (RTC) clock is required, but without an external crystal the RTC will not be accurate and will not function when the power is disconnected.

SDRAM Interface

- The MA bus, MD bus, and Memory Control lines require 10Ω series termination resistors. Place the resistors close to the ZFx86 chip.

PCI Interface

- When using PCI devices, verify that all the ZFx86 processor's REQ# and GNT# lines use 10KΩ pull-up resistors, and all PCI bus control signals use 2.7KΩ pull-up resistors.

- When using pull-up on Bootstrap 9 (enabling the third PCI Request/Grant), you must use a 10KΩ pull-up resistor on REQ2_N/GNT2_N (A14). If Bootstrap 9 is not used (default), use a 10KΩ pull-down resistor on ISA input signal DRQ1 (B14). The ZFx86 contains weak internal pull-up resistors on all PCI control signals.

- The ZFx86 BIOS PCI Interrupt Table defines IDSEL–IRQ pairs for up to ten embedded or slot-based PCI devices. If the ZF BIOS is used, you must adhere to the wiring definitions for IDSEL-IRQ interconnections listed in Table 2.

Note: If you are unfamiliar with embedded PIC device implementation, we recommend you read *Routing ZFx86 PCI Interrupt* document (P/N 9150-0015-00) for additional details. Download this document from the ZF Micro Devices' website: *http://www.zfmicro.com*

Table 2. PCI ID Select and Interrupt Pin Connections

Slot #	Device (IDSEL)[a]	PCI A/D Pin[b]	INTA# BGA Pin (PCI A6)[c]	INTB# BGA Pin (PCI B7)[c]	INTC# BGA Pin (PCI A7)[c]	INTD# BGA Pin (PCI B8)[c]	Comments
1	0A	PAD20	09 – D02	10 – E04	11 – D01	12 – E03	Available
2	0B	PAD21	11 – D01	09 – D02	10 – E04	12 – E03	Available
3	0C	PAD22	10 – E04	11 – D01	09 – D02	12 – E03	Available
4	0D	PAD23	12 – E03	11 – D01	10 – E04	09 – D02	Available
5	0E	PAD24	09 – D02	12 – E03	11 – D01	10 – E04	Available
6	0F	PAD25	10 – E04	09 – D02	12 – E03	11 – D01	Available
7	10	PAD26	11 – D01	10 – E04	09 – D02	12 – E03	Available
8	11	PAD27	12 – E03	09 – D02	10 - E04	11 – D01	Available
N/A	12	Reserved	Reserved	Reserved	Reserved	Reserved	Internal South Bridge
None	13	Reserved	11 – Internal[d]	None	None	None	Internal USB
9	14	PAD30	11 – D01	12 – E03	09 – D02	10 – E04	Available
10	15	PAD31	10 – E04	11 – D01	12 – E03	09 – D02	Available

    a. The device ID is in hexadecimal format.
    b. The PCI A/D pin is the PCI Address/Data pin connected to the device id select line on the PCI slot (A26).
    c. This interrupt designates the default interrupt before PCI steering occurs, this can change due to SW interactions. The BGA pin is the ZFx86 ball grid array physical pin. The PCI pin in parenthesis is the pin on the slot that must be wired to the ZFx86 ball grid array pin, for example, slot 1 – A6 is wired to ZFx86 – D2.
    d. USB uses IRQ11 exclusively for SMI wakeup events.

Floppy Disk Drive Interface

- Even if a floppy drive is not used, connect 4.7KΩ pull-up resistors to the Floppy interface input signals to prevent the following inputs from floating:

    - DSKCHG_N (J02)

    - INDEX_N (F03)

    - RDATA_N (J04)

    - TRK0_N (H03)

    - WRPRT_N (H02)

IDE Interface

- When using Ultra DMA, refer to the IDS schematic for the resistor values and the configuration required.

- Place a 10KΩ pull-down resistor on IDE_DATA7 (AE18) to prevent the system BIOS from assuming a drive is connected and busy during IDE auto-detect routines.

- A special UDMA cable must be connected between the Hard Drive and the system when enabling the UDMA mode.

- Enable the Primary and/or Secondary IDE header on the IDS.The following resistors must be in place for correct operation:

    - A 10KΩ pull-up resistor on IDE_INTR lines (Primary IDE – IRQ14 pin E02, and Secondary IDE – IRQ15 pin E01)

    - A 1KΩ pull-up resistor on IDE_IORDY0_N line (pin AD22, Secondary IDE – GPIO6 pin AE10)

    - A 10KΩ pull-down resistor on IDE_DREQ0_N line (pin AE23, Secondary IDE – GPIO5 Pin AD10)

    - A 470Ω pull-down resistor on IDE connector IO_CS16, pin 32 on standard IDE connector

    Note: ZF recommends that you use all pull-up/down resistor whether the IDE interface is used or not, with the exception the 470Ω resistor on the IDE connector IO_CS16.

Mouse/Keyboard Interface

- If nothing is connected to this interface, the PS/2 interface requires no pull-up resistors, as it has internal pull-ups.

- If connected, install an external 4.7KΩ pull-up resistors on pins A11, C11, C12, and D1 to the Keyboard and Mouse standby 5V voltage source.

- Use a ferrite (with a recommended value of 90μH, capable of carrying 1.5 amps minimum); place one between the MSGND signal and digital ground, and the KBGND signal and digital ground.

Z-tag Port Interface

If your design requires a Z-tag Manager interface (as in the ZFx86 IDS design), but not a Serial EEPROM chip, the following resistors must be included:

- A 470Ω pull-up resistor on WDATA_N line (pin G02)

- A 1KΩ pull-up resistor on DIR_N line (pin G03)

- A 1KΩ pull-up resistor on SA[23] line (pin R03)

Serial Ports

- When not used, add 4.7KΩ pull-up/down resistors to the following floating Serial Port inputs:

    - CTS1X (D09) and CTS2X (A06)

    - DCD1X (A10) and DCD2X (B08)

    - DSR1X (C10) and DSR2X (C08)

    - RX1 (B10) and RX2 (A07)

    - RI1X (A08) and RI2X B06)

Parallel Port

• When not used, all Parallel Port signals may be left open. When used, refer to the IDS schematic for the resistor values and the configuration required.

Printer Port

• When using the printer port interface ensure that you add all necessary resistors (refer to the IDS reference design for more information).

Infrared Interface

• When not used, add a 4.7KΩ pull-up resistor to IRRX (C06) signal.

Control

• Connect Power On Reset Disable, POR_DIS (B19), to GND.

USB Interface

• At the USB connector, use ferrite beads with a recommended value of 120μH on the following pins:

 • PORT1_P (AE13) and PORT1_M (AF13)

 • PORT2_P (AF14) and PORT2_M (AE14)

• Use a ferrite (with a recommended value of 90μH capable of carrying 1.5 amps minimum) placed between the USB port GND-1 and digital ground, and GND-2 signals and digital ground.

• Connect USB port pins 9, 10, 11, and 12 to chassis ground, *not* digital ground. Connect chassis ground to digital ground through a ferrite (with a recommended value of 600μH) and a 220pF capacitor in parallel.

• For ESD protection and EMI filtering, we recommend you use special filters, for example, Semtech STF201.

• When not using the USB interface, add 4.7KΩ pull-ups on the following USB Interface floating signals:

 • PORT1_P (AE13), and PORT1_M (AF13)

 • PORT2_P (AF14), and PORT2_M (AE14)

 • OVER_CUR1# (AD12), and OVER_CUR2# (AF12)

ISA Interface

• Even if you do not fully use the ISA bus interface, place 4.7KΩ pull-up resistors on all ISA Data lines (SD0...15) together with ISA_ERROR_N (AB3).

• Place 10KΩ pull-down resistors on DRQ5 (B13), and DRQ1 (B14). (However, if B14 is used as a third PCI request, then REQ2_N needs a 10KΩ pull-up resistor. Refer to bootstrap 9 information in Table 1.)

• When using the full ISA interface (that is, an ISA connector on board) ensure that you add all pull-up resistors (refer to the IDS reference design for more information).

Boot ROM/FLASH Device

- Boot device must be connected to mem_cs0 (B4).

- With 16 bit boot device, SA12 must be pulled down and care must be taken with the address bus connection to the memory device, since memory device numbering differs depending on whether byte or word are used as a base.

- You may use Xilinx XC17 series serial configuration PROM's or Atmel AT17 series serial configuration FLASH devices for power-up and failsafe routine generation. To do so, SA23 must be pulled up (boot up from BUR enabled) and code fetching starts from serial memory device connected to the Z-tag interface. Check the reference design for correct implementation.

ZFx86 Pins Voltage Tolerants

ZFx86 is 5V tolerant part except following pins:

- All Power Supply pins including V_{BAT} and the USB power supplies.

  - V_{DD_IO} and V_{DD_USB} must be 3.3V

  - V_{DD_CORE} 2.5V and V_{BAT} to 3.0V or leave open if not used

- Clock inputs:

  - 32KHZ_C (AE01)

  - 32KHZC_C (AF01)

  - USB_48MHZ_C (AE15)

  - SYSCLK_C (A20)

- USB signals:

  - PWR_EN (AE12)

  - PORT1_P (AE13) and PORT1_M (AF13)

  - PORT2_P (AF14) and PORT2_M (AE14)

  - OVER_CUR1# (AD12) and OVER_CUR2# (AF12).

- Power On Reset Disable, POR_DIS (B19)

- SDRAM interface:

    - D[0..31] (0=C24, 1=A26, 2=B26, 3=C25, 4=D24, 5=C26, 6=E23, 7=D25, 8=E24, 9=D26, 10=E25, 11=E26, 12=F24, 13=F25, 14=G23, 15=F26, 16=G25, 17=G24, 18=G26, 19=H24, 20=H25, 21=H26, 22=J24, 23=J23, 24=J25, 25=J26, 26=K25, 27=K24, 28=K26, 29=L23, 30=L24, 31 = L25)

    - SDRAM_CS0_N through SDRAM_CS3_N (0=B25,1=A25, 2=A24, and 3=B24)

    - SDRAM_DQM0_N through SDRAM_DQM3_N (0=C23,1=B23, 2=D22, and 3=A23)

    - SDRAM_WE_N (C22)

    - SDRAMCLK[0...3] (0=B22,1=A22, 2=B21, and 3=A21)

    - SDRAM_CLKE (C21)

    - SDRAM_RAS_N (C20)

    - SDRAM_CAS_N (D20)

    - MA[0..13] (0=A15, 1=C14, 2=B15, 3=C15, 4=B16, 5=A16, 6=C16, 7=B17, 8=C17, 9=A18, 10=C18, 11=B18, 12=A19, 13=D18)

Power

- Do not run switching regulators in series to produce any on-board voltages. This causes compound noise effects that can lead to system failures.

Documentation Changes From Previous Release

- Rev G – *Table 2, "PCI ID Select and Interrupt Pin Connections,"* on page 4 added.

- Rev H – IDE Primary and Secondary IDE header information added.

- Rev I – document not released.

- Rev J – *"Documentation Changes From Previous Release"* text added.

- Rev K – *"Z-tag Port Interface"* text added.