



1-ZGP1
 2-RESET_N
 3-SENSE
 4-GND
 5-VCC
 6-JP1/SA23
 7-ZLED2
 8-ZDIN
 9-SEREN_N
 10-ZACK
 11-ZACK
 12-ZCLK
 13-ZRST
 14-ZGPIO


ZF Embedded, Inc.


1052 Elwell Court
Palo Alto, CA, 94303
(650) 965-3800

Title	ZF nr	Rev
KBD, MOUSE, FDD, USB, ZTAG	9400-0038-03-D0	3
Size	Document nr	
C	9000041303	

Date: Friday, January 05, 2001 Sheet 7 of 11







DEFAULT SETTINGS

**(USING EXTERNAL CLOCKS, BIOS IN SOCKET FLASH_0 (U5),
33MHz SYSCLK AND PCICLK, 66MHz CPUCLK)**

DEFAULT JUMPER SETTINGS

JP1 CLK14M SOURCE 1-2 External	JP6 DMA/PCI 3-5 and 4-6 PCI REQ2X/GNT2X ENABLED
JP2 WATCHDOG 1-2 External Source	JP7 FLASH 0-3 CS CONF 1-3 FLASHCSX0 is connected to FLASH_0 (U5)
JP3 SYSCLK SOURCE 1-2 CLK2SYS (REFER TO JP10)	JP8 JTAG CHAIN 2-3 Chain has XILINX only
JP4 PCICLK SOURCE 1-3 & 2-4 External	JP9 RTC 32 kHz INPUT 1-2 Crystal Y2
JP5 CMOS BATTERY 1-2 Battery connected	JP10 SYS and PCI CLK SPEED 1-3 and 2-4 33MHz

BOOTSTRAP DIP SWITCHES

04:0	X	(User defined)
05: Derive 14MHz from 48MHz	ON	(Using ext 14KHz)
06: Derive 32KHz from 48MHz	ON	(Using ext 32KHz)
09: Third PCI req/qrt enable	OFF	(Third PCI req/gnt Enabled)
12: boot rom width 8/16	OFF	(8 bit external ISA ROM)
16:17 1486 clk mode	OFF:ON	(2x sysclk_c)
18: front pci clk div	ON	(Divide sysclk_c by one)
19: back pci clk div	ON	(Divide sysclk_c by one)
20: back pci clock source	ON	(Use external source)
21: usb test mode enable	ON	(No USB Test)
23: BUR enable	OFF	(BUR Disabled)

ON-BOARD BOOTSTRAPS

07: 486 DLL enabled	UP	(486 DLL clock enabled)
08: 486 raw clock disabled	UP	(486 raw clock disabled)
10: SIO test mode	DOWN	(Test mode disabled)
11: int/ext bur	UP	(Use internal BUR when Ztag enabled)
13:15 1486 clk delay	TBD	(factory default)
22: zfl enable	UP	(ZF Logic Enabled)

ZF Embedded, Inc.			
1052 Elwell Court Palo Alto, CA, 94303 (650) 965-3800			
Title: DEFAULT JUMPERS AND BOOTSTRAPS			
Size	Document nr	ZF nr	Rev
C	9000041303	9400-0038-03-D0	3
Date:	Friday, January 05, 2001	Sheet	11 of 11