





SIZE	QTY	SYM	PLTD
24	80	M	PLTD
42	14	N	PLTD
156	11	O	PLTD
130	4	P	PLTD
45	58	Q	PLTD
97	5	R	PLTD
120	2	S	NPLTD
60	20	T	PLTD
95	4	U	NPLTD
80	2	V	NPLTD
91	4	W	PLTD
97	6	X	NPLTD
13	1694	Y	PLTD
37	634	Z	PLTD








NOTES : (UNLESS SPECIFIED OTHERWISE.)

- 1) ALL DIMENSIONS ARE IN INCHES. TOLERANCE IS +/- .005 CONFORMING TO IPC-A-600
- 2) HOLE SIZES ARE SPECIFIED IN THOUSANDTHS. HOLE SIZES APPLY AFTER PLATING. HOLE SIZE TOLERANCE TO BE +/- .003, UNLESS SPECIFIED OTHERWISE. PLATING TO BE 0.0010 MINIMUM.
- 3) MATERIAL : FR-4-2 NATURAL EPOXY/FIBERGLASS  
0.5 OZ. COPPER ALL LAYERS.  
2 SIDES PLATED.  
FINISHED THICKNESS : 0.062  $\frac{+.006}{-.006}$



ZFEMBEDDED, INC. DATE : 05/05/2000

9400-0038-03 REV 3

11.750

12.000

- 0.000
- 4) APPLY SOLDERMASK OVER BARE COPPER, BOTH SIDES.  
FINISH ALL EXPOSED COPPER SURFACES WITH 60/40% TIN/LEAD SOLDER, 100μ" TO 1000μ".
  - 5) THE LOCATION OF THE MARKING SHOULD BE ON THE SURFACE OF THE PCB, NOT THE EDGE.
  - 6) APPLY SOLDERMASK TO COMPONENT SIDE AND SOLDER SIDE, USING
    - PC401 OR EQUIVALENT.
    - LIQUID PHOTO IMAGEABLE.
    - DRY FILM.
 COLOR : GREEN.  
USE SEPARATE FILM FOR COMPONENT SIDE AND SOLDER SIDE SOLDERMASKS.  
FABRICATOR SHALL MAKE NECESSARY MODIFICATIONS TO SOLDERMASK PHOTOPLOT FILES FOR OPTIMAL SOLDERMASK COVERAGE BETWEEN FINE PITCH COMPONENT LEADS.
  - 7) APPLY LEGEND TO COMPONENT SIDE USING NON-CONDUCTIVE EPOXY INK.  
COLOR : WHITE.  
FABRICATOR SHALL MAKE NECESSARY MODIFICATIONS TO LEGEND PHOTOPLOT FILES TO ENSURE NO LEGEND INK COVERS ANY COMPONENT PAD OR VIA PAD.
  - 8) PCB SHALL BE CLEAN AND FREE FROM DIRT, OIL, FINGERPRINTS, CORROSION, AND ANY OTHER FOREIGN MATERIAL.
  - 9) MODIFIED PHOTOPLOT FILES ARE TO BE RETURNED BEFORE ORDER DELIVERED.
  - 10) FABRICATOR HAS APPROVAL TO REMOVE NON-FUNCTIONAL PADS FROM INNER LAYERS.
  - 11) BOW AND TWIST SHALL BE LESS THAN 0.005" PER INCH.
  - 12) ALL PRINTED CIRCUIT BOARD NETS SHALL BE 100% ELECTRICALLY TESTED FOR OPENS AND SHORTS. MARK TEST VERIFICATION STAMP APPROXIMATELY WHERE SHOWN, ALONG EDGE OF PCB, USING WHITE INK.
  - 13) FABRICATION OF P.W.B. TO COMPLY WITH IPC-A-600, CLASS II , CURRENT REVISION.
  - 14) CUT J23 PIN 6.

NOTICE : CONFIDENTIAL MATERIAL  
Reproduction forbidden without the specific written permission of ZF Embedded, Inc.

APPROVALS		DATE	ZF Embedded, Inc.		1052 Elwell Court Palo Alto, CA 94303 (650) 965-3800
DRAWN	Silvi Keskula	05/05/2000			
CHECKED	Kaido Kevvai	05/05/2000	MACHZ EVALUATION 1 FABRICATION		RELEASE 01
PROJ MGR ARTEC DG, LTD					
CLIENT	ZF Embedded, Inc.	SIZE E	DRAWING NUMBER 8800-0038-03	SCALE 1 : 1	SHEET 1 OF 1 REVISION 3